riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/yosys/frontends/verilog/.gitignore

5 lines
83 B
Plaintext
Raw Normal View History

Add Yosys and update flow_flow Perl Script
2018-11-30 22:14:43 -06:00
verilog_lexer.cc
verilog_parser.output
verilog_parser.tab.cc
Update Yosys from version 0.7 to version 0.8
2019-05-23 17:03:08 -05:00
verilog_parser.tab.hh