OpenFPGA/yosys/tests/lut/map_and.v

6 lines
77 B
Coq
Raw Permalink Normal View History

module top(...);
input a, b;
output y;
assign y = a&b;
endmodule