30 lines
701 B
INI
30 lines
701 B
INI
# SPDX-License-Identifier: GPL-2.0-or-later
|
|
# Cadence virtual debug interface
|
|
# Arm Cortex A53x2 through DAP
|
|
|
|
source [find interface/vdebug.cfg]
|
|
|
|
set _CORES 2
|
|
set _CHIPNAME a53
|
|
set _MEMSTART 0x00000000
|
|
set _MEMSIZE 0x1000000
|
|
|
|
# vdebug select transport
|
|
transport select dapdirect_swd
|
|
|
|
# JTAG reset config, frequency and reset delay
|
|
adapter speed 50000
|
|
adapter srst delay 5
|
|
|
|
# BFM hierarchical path and input clk period
|
|
vdebug bfm_path tbench.u_vd_swdp_bfm 10ns
|
|
|
|
# DMA Memories to access backdoor (up to 4)
|
|
vdebug mem_path tbench.u_memory.mem_array $_MEMSTART $_MEMSIZE
|
|
|
|
source [find target/swj-dp.tcl]
|
|
|
|
swj_newdap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf
|
|
|
|
source [find target/vd_aarch64.cfg]
|