47 lines
1.3 KiB
C
47 lines
1.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
|
|
/***************************************************************************
|
|
* Copyright (C) 2005 by Dominic Rath *
|
|
* Dominic.Rath@gmx.de *
|
|
***************************************************************************/
|
|
|
|
#ifndef OPENOCD_TARGET_ARMV4_5_CACHE_H
|
|
#define OPENOCD_TARGET_ARMV4_5_CACHE_H
|
|
|
|
#include "helper/types.h"
|
|
|
|
struct command_invocation;
|
|
|
|
struct armv4_5_cachesize {
|
|
int linelen;
|
|
int associativity;
|
|
int nsets;
|
|
int cachesize;
|
|
};
|
|
|
|
struct armv4_5_cache_common {
|
|
int ctype; /* specify supported cache operations */
|
|
int separate; /* separate caches or unified cache */
|
|
struct armv4_5_cachesize d_u_size; /* data cache */
|
|
struct armv4_5_cachesize i_size; /* instruction cache */
|
|
int i_cache_enabled;
|
|
int d_u_cache_enabled;
|
|
};
|
|
|
|
int armv4_5_identify_cache(uint32_t cache_type_reg,
|
|
struct armv4_5_cache_common *cache);
|
|
int armv4_5_cache_state(uint32_t cp15_control_reg,
|
|
struct armv4_5_cache_common *cache);
|
|
|
|
int armv4_5_handle_cache_info_command(struct command_invocation *cmd,
|
|
struct armv4_5_cache_common *armv4_5_cache);
|
|
|
|
enum {
|
|
ARMV4_5_D_U_CACHE_ENABLED = 0x4,
|
|
ARMV4_5_I_CACHE_ENABLED = 0x1000,
|
|
ARMV4_5_WRITE_BUFFER_ENABLED = 0x8,
|
|
ARMV4_5_CACHE_RR_BIT = 0x5000,
|
|
};
|
|
|
|
#endif /* OPENOCD_TARGET_ARMV4_5_CACHE_H */
|