2053120ba1
ESP32-S3 is a dual core Xtensa SoC Not full featured yet. Some of the missing functionality: -Semihosting -Flash breakpoints -Flash loader -Apptrace -FreeRTOS Signed-off-by: Erhan Kurubas <erhan.kurubas@espressif.com> Change-Id: I44e17088030c96a9be9809f6579a4f16dbfc5794 Reviewed-on: https://review.openocd.org/c/openocd/+/6990 Tested-by: jenkins Reviewed-by: Ian Thompson <ianst@cadence.com> Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com> |
||
---|---|---|
.. | ||
libdcc | ||
loaders | ||
remote_bitbang | ||
rpc_examples | ||
rtos-helpers | ||
xsvf_tools | ||
60-openocd.rules | ||
coresight-trace.txt | ||
cross-build.sh | ||
gen-stellaris-part-header.pl | ||
itmdump.c | ||
list_example.c |