Steven Stallion 4ab75a3634 esirisc: support eSi-RISC targets ... eSi-RISC is a highly configurable microprocessor architecture for embedded systems provided by EnSilica. This patch adds support for 32-bit targets and also includes an internal flash driver and uC/OS-III RTOS support. This is a non-traditional target and required a number of additional changes to support non-linear register numbers and the 'p' packet in RTOS support for proper integration into EnSilica's GDB port. Change-Id: I59d5c40b3bb2ace1b1a01b2538bfab211adf113f Signed-off-by: Steven Stallion <stallion@squareup.com> Reviewed-on: http://openocd.zylin.com/4660 Tested-by: jenkins Reviewed-by: Matthias Welwarsky <matthias@welwarsky.de>		2018-10-16 11:58:24 +01:00
..
nand	Fix GCC7 warnings about switch-case fallthroughs	2017-10-23 10:54:16 +01:00
nor	esirisc: support eSi-RISC targets	2018-10-16 11:58:24 +01:00
Makefile.am	Convert to non-recursive make	2016-12-08 16:23:10 +00:00
common.c	Remove FSF address from GPL notices	2016-05-24 22:30:01 +01:00
common.h	flash/nor: at91samd protection bits write fix	2016-12-08 12:19:19 +00:00
mflash.c	Fix GCC7 warnings about switch-case fallthroughs	2017-10-23 10:54:16 +01:00
mflash.h	Make #include guard naming consistent	2016-05-24 22:30:55 +01:00
startup.tcl	flash/startup: make program accept filenames with spaces and other characters	2018-01-13 08:43:26 +00:00