interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
riscv-openocd/contrib/loaders/reset/espressif/esp32s3
History
Erhan Kurubas 2053120ba1 target: add Espressif ESP32-S3 basic support 
ESP32-S3 is a dual core Xtensa SoC
Not full featured yet. Some of the missing functionality:
-Semihosting
-Flash breakpoints
-Flash loader
-Apptrace
-FreeRTOS

Signed-off-by: Erhan Kurubas <erhan.kurubas@espressif.com>
Change-Id: I44e17088030c96a9be9809f6579a4f16dbfc5794
Reviewed-on: https://review.openocd.org/c/openocd/+/6990
Tested-by: jenkins
Reviewed-by: Ian Thompson <ianst@cadence.com>
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
 		2022-06-24 21:46:42 +00:00
..
Makefile target: add Espressif ESP32-S3 basic support 2022-06-24 21:46:42 +00:00
cpu_reset_handler_code.inc target: add Espressif ESP32-S3 basic support 2022-06-24 21:46:42 +00:00
esp32s3_cpu_reset_handler.S target: add Espressif ESP32-S3 basic support 2022-06-24 21:46:42 +00:00