interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
5,908 Commits 69 Branches 14 Tags 92 MiB
Commit Graph

3 Commits

Author SHA1 Message Date
Spencer Oliver 84043a95e1 cfg: stm32l use minimum family ram size for working area 
The smallest pert in the family has 10k RAM, so use that as a default
for the working area.

Change-Id: I78be0d14a254c109ac15a7163552c6132f810416
Signed-off-by: Spencer Oliver <spen@spen-soft.co.uk>
Reviewed-on: http://openocd.zylin.com/1005
Tested-by: jenkins
Reviewed-by: Andreas Fritiofson <andreas.fritiofson@gmail.com>
 2012-12-30 11:34:46 +00:00
Uwe Hermann ca45e700b1 target config files: Fix whitespace issues. 
Drop useless double-space occurences, drop trailing whitespace, and fix
some other minor whitespace-related issues.

Change-Id: I6b4c515492e2ee94dc25ef1fe4f51015a4bba8b5
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Signed-off-by: Spencer Oliver <spen@spen-soft.co.uk>
Reviewed-on: http://openocd.zylin.com/137
Tested-by: jenkins
 2011-11-07 16:16:33 +00:00
Clément Burin des Roziers da8ce5f2e1 STM32L: Added flash driver and target 
Added the flash driver for the STM32L family, which highly differ from the STM32F family.
Added the TCL target file for JTAG access.
 2011-10-03 18:42:39 +02:00