interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
10,612 Commits 69 Branches 14 Tags 92 MiB
Commit Graph

4 Commits

Author SHA1 Message Date
Tim Newsome e07613de33 Merge branch 'master' into from_upstream 
Conflicts:
      .gitmodules
      .travis.yml
      jimtcl
      src/jtag/core.c
      src/jtag/drivers/ftdi.c
      src/jtag/drivers/libjaylink
      src/jtag/drivers/mpsse.c
      src/jtag/drivers/stlink_usb.c
      src/rtos/hwthread.c
      src/target/riscv/riscv-013.c
      src/target/riscv/riscv.c
      tcl/board/sifive-hifive1-revb.cfg

Change-Id: I2d26ebeffb4c1374730d2e20e6e2a7710403657c
 2020-06-23 13:05:43 -07:00
Alistair Francis 7e78c04f1c board: Add the HiFive1 revB board configuration 
Change-Id: If186afcfd2c87414b9323569a16aed9a6054c883
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-on: http://openocd.zylin.com/5680
Tested-by: jenkins
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
Reviewed-by: Tim Newsome <tim@sifive.com>
 2020-06-14 14:23:23 +01:00
Alistair Francis 62af8d3c10
Improvements for the HiFive1 revB (#476) 
* libjaylink: discovery/usb: Add product ID (PID) 0x1061

Add the 0x1061 ID used with some HiFive1 revB boards.

Signed-off-by: Alistair Francis <alistair.francis@wdc.com>

* boards: sifive-hifive1-revb: Fix flash range

Fix the flash protect range to avoid errors.

Signed-off-by: Alistair Francis <alistair.francis@wdc.com>

* contrib: Add HiFive1 revB to udev rules

Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
 2020-05-15 11:31:32 -07:00
Jonathan Tinkham 548790fefc
Add support for HiFive1 RevB board (#456) 
Adds new PID (0x1051) used on board to libjaylink, and add config
and flash entry for RevB board and FE310-G002 respectively.
 2020-03-19 09:31:05 -07:00