interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

at91sam3: Added support for at91sam3s8a, b and c 

Only the support for at91sam3s8b is tested on real hardware.

Change-Id: I4ce23bc2f6131d9cf3ff1b301ab9e470d20845ab
Signed-off-by: Ulf Wetzker <ulf.wetzker@eas.iis.fraunhofer.de>
Reviewed-on: http://openocd.zylin.com/1424
Tested-by: jenkins
Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
This commit is contained in:
Ulf Wetzker 2013-05-27 13:41:46 +02:00 committed by Spencer Oliver
parent b3d4a44686
commit ffcfbb0215
1 changed files with 96 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

96
src/flash/nor/at91sam3.c
View File

@ -979,6 +979,102 @@ static const struct sam3_chip_details all_sam3_details[] = {
},
},
},
{
.chipid_cidr = 0x288B0A60,
.name = "at91sam3s8a",
.total_flash_size = 256 * 2048,
.total_sram_size = 64 * 1024,
.n_gpnvms = 2,
.n_banks = 1,
{
/* .bank[0] = { */
{
.probed = 0,
.pChip = NULL,
.pBank = NULL,
.bank_number = 0,
.base_address = FLASH_BANK_BASE_S,
.controller_address = 0x400e0a00,
.flash_wait_states = 6, /* workaround silicon bug */
.present = 1,
.size_bytes = 256 * 2048,
.nsectors = 16,
.sector_size = 32768,
.page_size = 256,
},
/* .bank[1] = { */
{
.present = 0,
.probed = 0,
.bank_number = 1,
},
},
},
{
.chipid_cidr = 0x289B0A60,
.name = "at91sam3s8b",
.total_flash_size = 256 * 2048,
.total_sram_size = 64 * 1024,
.n_gpnvms = 2,
.n_banks = 1,
{
/* .bank[0] = { */
{
.probed = 0,
.pChip = NULL,
.pBank = NULL,
.bank_number = 0,
.base_address = FLASH_BANK_BASE_S,
.controller_address = 0x400e0a00,
.flash_wait_states = 6, /* workaround silicon bug */
.present = 1,
.size_bytes = 256 * 2048,
.nsectors = 16,
.sector_size = 32768,
.page_size = 256,
},
/* .bank[1] = { */
{
.present = 0,
.probed = 0,
.bank_number = 1,
},
},
},
{
.chipid_cidr = 0x28AB0A60,
.name = "at91sam3s8c",
.total_flash_size = 256 * 2048,
.total_sram_size = 64 * 1024,
.n_gpnvms = 2,
.n_banks = 1,
{
/* .bank[0] = { */
{
.probed = 0,
.pChip = NULL,
.pBank = NULL,
.bank_number = 0,
.base_address = FLASH_BANK_BASE_S,
.controller_address = 0x400e0a00,
.flash_wait_states = 6, /* workaround silicon bug */
.present = 1,
.size_bytes = 256 * 2048,
.nsectors = 16,
.sector_size = 32768,
.page_size = 256,
},
/* .bank[1] = { */
{
.present = 0,
.probed = 0,
.bank_number = 1,
},
},
},
/* Start at91sam3n* series */
{