interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

doc: fix semihosting_redirect command documentation 

Change-Id: I78c82a21e4160851a5c0b58394ac7897479808ff
Signed-off-by: Tarek BOCHKATI <tarek.bouchkati@st.com>
Reviewed-on: https://review.openocd.org/c/openocd/+/7278
Tested-by: jenkins
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
This commit is contained in:
Tarek BOCHKATI 2022-10-19 14:26:28 +01:00 committed by Antonio Borneo
parent c4f88aeb4d
commit fada2c001f
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
doc/openocd.texi
View File

@ -9498,14 +9498,14 @@ requests by using a special SVC instruction that is trapped at the
Supervisor Call vector by OpenOCD. Supervisor Call vector by OpenOCD.
@end deffn @end deffn
@deffn {Command} {arm semihosting_redirect} (@option{disable} | @option{tcp} <port> @deffn {Command} {arm semihosting_redirect} (@option{disable} | @option{tcp} <port> [@option{debug}|@option{stdio}|@option{all}])
[@option{debug}|@option{stdio}|@option{all})
@cindex ARM semihosting @cindex ARM semihosting
Redirect semihosting messages to a specified TCP port. Redirect semihosting messages to a specified TCP port.
This command redirects debug (READC, WRITEC and WRITE0) and stdio (READ, WRITE) This command redirects debug (READC, WRITEC and WRITE0) and stdio (READ, WRITE)
semihosting operations to the specified TCP port. semihosting operations to the specified TCP port.
The command allows to select which type of operations to redirect (debug, stdio, all (default)). The command allows to select which type of operations to redirect (debug, stdio, all (default)).
Note: for stdio operations, only I/O from/to ':tt' file descriptors are redirected. Note: for stdio operations, only I/O from/to ':tt' file descriptors are redirected.
@end deffn @end deffn