interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

revision id for STM32L4P5/Q5 corrected 

According to RM0432 rev. 6, only 0x1001 "Z" rev. applies for STM32L4P5/Q5.
Verified on real device. Whether other revisions exist is unclear.

Change-Id: I761ae077d089b06925fc0fe1ff2b1e478b8a66fa
Signed-off-by: Andreas Bolsch <hyphen0break@gmail.com>
Reviewed-on: http://openocd.zylin.com/5521
Tested-by: jenkins
Reviewed-by: Tarek BOCHKATI <tarek.bouchkati@gmail.com>
Reviewed-by: Tomas Vanek <vanekt@fbl.cz>
This commit is contained in:
Andreas Bolsch 2020-03-15 12:21:37 +01:00 committed by Tomas Vanek
parent e888fe3987
commit f6cf185564
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/flash/nor/stm32l4x.c
View File

@ -181,7 +181,7 @@ static const struct stm32l4_rev stm32_470_revs[] = {
}; };
static const struct stm32l4_rev stm32_471_revs[] = { static const struct stm32l4_rev stm32_471_revs[] = {
{ 0x1000, "1" }, { 0x1001, "Z" },
}; };
static const struct stm32l4_rev stm32_495_revs[] = { static const struct stm32l4_rev stm32_495_revs[] = {