interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

armv4_5: Continue the change from uint32_t to uint8_t[4] for regs 

Also remove an unrelated no-op cast.

Change-Id: Ibeb6c72e5b0b0347abb568947a05a179661faf2d
Signed-off-by: Andreas Fritiofson <andreas.fritiofson@gmail.com>
Reviewed-on: http://openocd.zylin.com/2473
Reviewed-by: Paul Fertser <fercerpav@gmail.com>
Tested-by: jenkins
This commit is contained in:
Andreas Fritiofson 2015-01-18 12:08:05 +01:00 committed by Paul Fertser
parent 355f4cadbb
commit f2c85452cf
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/target/arm.h
View File

@ -202,7 +202,7 @@ struct arm_reg {
enum arm_mode mode; enum arm_mode mode;
struct target *target; struct target *target;
struct arm *arm; struct arm *arm;
uint32_t value; uint8_t value[4];
}; };
struct reg_cache *arm_build_reg_cache(struct target *target, struct arm *arm); struct reg_cache *arm_build_reg_cache(struct target *target, struct arm *arm);

4
src/target/armv4_5.c
View File

@ -605,10 +605,10 @@ struct reg_cache *arm_build_reg_cache(struct target *target, struct arm *arm)
reg_arch_info[i].target = target; reg_arch_info[i].target = target;
reg_arch_info[i].arm = arm; reg_arch_info[i].arm = arm;
reg_list[i].name = (char *) arm_core_regs[i].name; reg_list[i].name = arm_core_regs[i].name;
reg_list[i].number = arm_core_regs[i].gdb_index; reg_list[i].number = arm_core_regs[i].gdb_index;
reg_list[i].size = 32; reg_list[i].size = 32;
reg_list[i].value = &reg_arch_info[i].value; reg_list[i].value = reg_arch_info[i].value;
reg_list[i].type = &arm_reg_type; reg_list[i].type = &arm_reg_type;
reg_list[i].arch_info = &reg_arch_info[i]; reg_list[i].arch_info = &reg_arch_info[i];
reg_list[i].exist = true; reg_list[i].exist = true;