interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

more debug output for breakpoints 

git-svn-id: svn://svn.berlios.de/openocd/trunk@2667 b42882b7-edfa-0310-969c-e2dbd0fdcd60
This commit is contained in:
oharboe 2009-09-04 08:21:18 +00:00
parent 51be978b43
commit ee329275d3
1 changed files with 10 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/target/arm7_9_common.c
View File

@ -228,9 +228,10 @@ int arm7_9_set_breakpoint(struct target_s *target, breakpoint_t *breakpoint)
arm7_9_common_t *arm7_9 = armv4_5->arch_info;
int retval = ERROR_OK;
LOG_DEBUG("BPID: %d, Address: 0x%08" PRIx32,
LOG_DEBUG("BPID: %d, Address: 0x%08" PRIx32 ", Type: %d" ,
breakpoint->unique_id,
breakpoint->address );
breakpoint->address,
breakpoint->type);
if (target->state != TARGET_HALTED)
{
@ -1187,6 +1188,13 @@ int arm7_9_soft_reset_halt(struct target_s *target)
int i;
int retval;
/* FIX!!! replace some of this code with tcl commands
*
* halt # the halt command is synchronous
* armv4_5 core_state arm
*
*/
if ((retval = target_halt(target)) != ERROR_OK)
return retval;