interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

mips32: exit_point optional for mips32_run_algorithm 

As the mips32 uses instruction breakpoints for algorithms we do not really
need to check the pc on exit.

This now matches the behaviour of the arm codebase.

Signed-off-by: Spencer Oliver <ntfreak@users.sourceforge.net>
This commit is contained in:
Spencer Oliver 2010-07-19 20:29:16 +01:00
parent 7176ed9afe
commit ee17d5c48e
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/target/mips32.c
View File

@ -348,7 +348,7 @@ static int mips32_run_and_wait(struct target *target, uint32_t entry_point,
} }
pc = buf_get_u32(mips32->core_cache->reg_list[MIPS32_PC].value, 0, 32); pc = buf_get_u32(mips32->core_cache->reg_list[MIPS32_PC].value, 0, 32);
if (pc != exit_point) if (exit_point && (pc != exit_point))
{ {
LOG_DEBUG("failed algoritm halted at 0x%" PRIx32 " ", pc); LOG_DEBUG("failed algoritm halted at 0x%" PRIx32 " ", pc);
return ERROR_TARGET_TIMEOUT; return ERROR_TARGET_TIMEOUT;