interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

ARM11: ETM + ETB support 

Kick in ETM (and ETB) support for ARM11.  Tested on OMAP 2420,
so update that configuration.  (That's an ARM1136ejs, ETB,
OpenGL ES1.1, C55x DSP, etc.)

Also update the other ARM11 ETM + ETB targets in the tree
to set up these modules.  (Not tested.)

Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
This commit is contained in:
David Brownell 2009-11-13 16:58:14 -08:00
parent 817bf74302
commit ecab0cfe25
5 changed files with 30 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
src/target/arm11.c
View File

@ -1898,6 +1898,20 @@ static int arm11_examine(struct target *target)
if (retval != ERROR_OK) if (retval != ERROR_OK)
return retval; return retval;
/* ETM on ARM11 still uses original scanchain 6 access mode */
if (arm11->arm.etm && !target_was_examined(target)) {
*register_get_last_cache_p(&target->reg_cache) =
etm_build_reg_cache(target, &arm11->jtag_info,
arm11->arm.etm);
retval = etm_setup(target);
}
/* FIXME this sets a flag in the (shared) arm11_target structure,
* not in the (per-cpu) "target" structure ... so it's clearly
* wrong in the case of e.g. two different ARM11 chips on the
* same board. (Maybe ARM11 MPCore works though.) Whoever calls
* the examine() method should set a target-specific flag...
*/
target_set_examined(target); target_set_examined(target);
return ERROR_OK; return ERROR_OK;
@ -2212,5 +2226,5 @@ int arm11_register_commands(struct command_context *cmd_ctx)
arm11_handle_vcr, COMMAND_ANY, arm11_handle_vcr, COMMAND_ANY,
"Control (Interrupt) Vector Catch Register"); "Control (Interrupt) Vector Catch Register");
return ERROR_OK; return etm_register_commands(cmd_ctx);
} }

4
tcl/target/imx31.cfg
View File

@ -60,3 +60,7 @@ target create $_TARGETNAME arm11 -endian $_ENDIAN -chain-position $_TARGETNAME
proc power_restore {} { puts "Sensed power restore. No action." } proc power_restore {} { puts "Sensed power restore. No action." }
proc srst_deasserted {} { puts "Sensed nSRST deasserted. No action." } proc srst_deasserted {} { puts "Sensed nSRST deasserted. No action." }
# trace setup ... NOTE, "normal full" mode fudges the real ETMv3.1 mode
etm config $_TARGETNAME 16 normal full etb
etb config $_TARGETNAME $_CHIPNAME.etb

4
tcl/target/imx35.cfg
View File

@ -48,3 +48,7 @@ target create $_TARGETNAME arm11 -endian $_ENDIAN -chain-position $_TARGETNAME
proc power_restore {} { puts "Sensed power restore. No action." } proc power_restore {} { puts "Sensed power restore. No action." }
proc srst_deasserted {} { puts "Sensed nSRST deasserted. No action." } proc srst_deasserted {} { puts "Sensed nSRST deasserted. No action." }
# trace setup ... NOTE, "normal full" mode fudges the real ETMv3.1 mode
etm config $_TARGETNAME 16 normal full etb
etb config $_TARGETNAME $_CHIPNAME.etb

7
tcl/target/omap2420.cfg
View File

@ -49,7 +49,6 @@ $_TARGETNAME configure -work-area-phys 0x40210000
$_TARGETNAME configure -work-area-size 0x00081000 $_TARGETNAME configure -work-area-size 0x00081000
$_TARGETNAME configure -work-area-backup 0 $_TARGETNAME configure -work-area-backup 0
# trace setup # trace setup ... NOTE, "normal full" mode fudges the real ETMv3.1 mode
# REVISIT ... as of 12-June-2009, OpenOCD's ETM code can't talk to ARM11 cores. etm config $_TARGETNAME 16 normal full etb
#etm config $_TARGETNAME 16 normal full etb etb config $_TARGETNAME $_CHIPNAME.etb
#etb config $_TARGETNAME $_CHIPNAME.etb

4
tcl/target/samsung_s3c6410.cfg
View File

@ -47,3 +47,7 @@ jtag_ntrst_delay 500
#reset configuration #reset configuration
reset_config trst_and_srst reset_config trst_and_srst
# trace setup ... NOTE, "normal full" mode fudges the real ETMv3.1 mode
etm config $_TARGETNAME 16 normal full etb
etb config $_TARGETNAME $_CHIPNAME.etb