interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

cfg: LPC17xx default to using SYSRESETREQ to reset target 

Originally the LPC17xx user guide (UM10360 Rev 2) stated that SYSRESETREQ
was not supported, so this was the default cortex_m reset mode.

Rev 3 of the same user guide states that it is now supported.
This has been verified on a LPC1768 mbed platform, previously I have not
tested this functionality.

Change-Id: I4858248903981a1c93ce75016e67c9e02702fcc5
Signed-off-by: Spencer Oliver <spen@spen-soft.co.uk>
Reviewed-on: http://openocd.zylin.com/1892
Tested-by: jenkins
Reviewed-by: Jörg Fischer <turboj@gmx.de>
Reviewed-by: Andreas Fritiofson <andreas.fritiofson@gmail.com>
This commit is contained in:
Spencer Oliver 2014-01-22 11:04:26 +00:00
parent d15d92881a
commit ebb71eb291
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
tcl/target/lpc17xx.cfg
View File

@ -94,6 +94,6 @@ $_TARGETNAME configure -event reset-init {
mww 0x400FC040 0x01 mww 0x400FC040 0x01
} }
# if srst is not fitted use VECTRESET to # if srst is not fitted use SYSRESETREQ to
# perform a soft reset - SYSRESETREQ is not supported # perform a soft reset
cortex_m reset_config vectreset cortex_m reset_config sysresetreq