armv4_5_cachesize_t -> struct armv4_5_cachesize
Remove misleading typedef and redundant suffix from struct armv4_5_cachesize.
This commit is contained in:
parent
2dd9c5e1da
commit
e976786d55
|
@ -24,20 +24,20 @@
|
||||||
|
|
||||||
struct command_context_s;
|
struct command_context_s;
|
||||||
|
|
||||||
typedef struct armv4_5_cachesize_s
|
struct armv4_5_cachesize
|
||||||
{
|
{
|
||||||
int linelen;
|
int linelen;
|
||||||
int associativity;
|
int associativity;
|
||||||
int nsets;
|
int nsets;
|
||||||
int cachesize;
|
int cachesize;
|
||||||
} armv4_5_cachesize_t;
|
};
|
||||||
|
|
||||||
typedef struct armv4_5_cache_common_s
|
typedef struct armv4_5_cache_common_s
|
||||||
{
|
{
|
||||||
int ctype; /* specify supported cache operations */
|
int ctype; /* specify supported cache operations */
|
||||||
int separate; /* separate caches or unified cache */
|
int separate; /* separate caches or unified cache */
|
||||||
armv4_5_cachesize_t d_u_size; /* data cache */
|
struct armv4_5_cachesize d_u_size; /* data cache */
|
||||||
armv4_5_cachesize_t i_size; /* instruction cache */
|
struct armv4_5_cachesize i_size; /* instruction cache */
|
||||||
int i_cache_enabled;
|
int i_cache_enabled;
|
||||||
int d_u_cache_enabled;
|
int d_u_cache_enabled;
|
||||||
} armv4_5_cache_common_t;
|
} armv4_5_cache_common_t;
|
||||||
|
|
Loading…
Reference in New Issue