interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

pld/gowin: add missing documentation 

Add short description for gowin {read_status/read_user/reload}
commands.

Change-Id: Ib441f3a2c0f00346decdeb505c27afa2630e9b5d
Signed-off-by: Daniel Anselmi <danselmi@gmx.ch>
Reviewed-on: https://review.openocd.org/c/openocd/+/7736
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
Tested-by: jenkins
This commit is contained in:
Daniel Anselmi 2023-06-07 01:11:49 +02:00 committed by Antonio Borneo
parent d654e523ba
commit e95f8e2b25
1 changed files with 15 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
doc/openocd.texi
View File

@ -8709,6 +8709,21 @@ With a value of -1 for @var{pos} the check will be omitted.
This driver can be used to load the bitstream into FPGAs from Gowin. This driver can be used to load the bitstream into FPGAs from Gowin.
It is possible to program the SRAM. Programming the flash is not supported. It is possible to program the SRAM. Programming the flash is not supported.
The files @verb{|.fs|} and @verb{|.bin|} generated by Gowin FPGA Designer are supported. The files @verb{|.fs|} and @verb{|.bin|} generated by Gowin FPGA Designer are supported.
@deffn {Command} {gowin read_status} pld_name
Reads and displays the status register
for FPGA @var{pld_name}.
@end deffn
@deffn {Command} {gowin read_user} pld_name
Reads and displays the user register
for FPGA @var{pld_name}.
@end deffn
@deffn {Command} {gowin reload} pld_name
Load the bitstream from external memory for
FPGA @var{pld_name}. A.k.a. refresh.
@end deffn
@end deffn @end deffn