interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

target/openrisc/x86_32_common: Use 'bool' data type 

Change-Id: I395a36ddd7ac7e85bc54f6bb073a93b0c6f24db0
Signed-off-by: Marc Schink <openocd-dev@marcschink.de>
Reviewed-on: http://openocd.zylin.com/4972
Tested-by: jenkins
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
This commit is contained in:
Marc Schink 2019-02-26 14:11:46 +01:00 committed by Tomas Vanek
parent 6431a85b0a
commit e243075962
1 changed files with 12 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
src/target/x86_32_common.c
View File

@ -939,14 +939,14 @@ static int set_debug_regs(struct target *t, uint32_t address,
* when we exit PM
*/
buf_set_u32(x86_32->cache->reg_list[bp_num+DR0].value, 0, 32, address);
x86_32->cache->reg_list[bp_num+DR0].dirty = 1;
x86_32->cache->reg_list[bp_num+DR0].valid = 1;
x86_32->cache->reg_list[bp_num+DR0].dirty = true;
x86_32->cache->reg_list[bp_num+DR0].valid = true;
buf_set_u32(x86_32->cache->reg_list[DR6].value, 0, 32, PM_DR6);
x86_32->cache->reg_list[DR6].dirty = 1;
x86_32->cache->reg_list[DR6].valid = 1;
x86_32->cache->reg_list[DR6].dirty = true;
x86_32->cache->reg_list[DR6].valid = true;
buf_set_u32(x86_32->cache->reg_list[DR7].value, 0, 32, dr7);
x86_32->cache->reg_list[DR7].dirty = 1;
x86_32->cache->reg_list[DR7].valid = 1;
x86_32->cache->reg_list[DR7].dirty = true;
x86_32->cache->reg_list[DR7].valid = true;
return ERROR_OK;
}
@ -970,14 +970,14 @@ static int unset_debug_regs(struct target *t, uint8_t bp_num)
* when we exit PM
*/
buf_set_u32(x86_32->cache->reg_list[bp_num+DR0].value, 0, 32, 0);
x86_32->cache->reg_list[bp_num+DR0].dirty = 1;
x86_32->cache->reg_list[bp_num+DR0].valid = 1;
x86_32->cache->reg_list[bp_num+DR0].dirty = true;
x86_32->cache->reg_list[bp_num+DR0].valid = true;
buf_set_u32(x86_32->cache->reg_list[DR6].value, 0, 32, PM_DR6);
x86_32->cache->reg_list[DR6].dirty = 1;
x86_32->cache->reg_list[DR6].valid = 1;
x86_32->cache->reg_list[DR6].dirty = true;
x86_32->cache->reg_list[DR6].valid = true;
buf_set_u32(x86_32->cache->reg_list[DR7].value, 0, 32, dr7);
x86_32->cache->reg_list[DR7].dirty = 1;
x86_32->cache->reg_list[DR7].valid = 1;
x86_32->cache->reg_list[DR7].dirty = true;
x86_32->cache->reg_list[DR7].valid = true;
return ERROR_OK;
}