interesting
/
riscv-openocd
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Added some missing conditional compilation directives.

This commit is contained in:
Greg Savin 2019-04-11 10:35:19 -07:00
parent 7e0baf6720
commit dcde858887
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/target/target.c
View File

@ -4603,7 +4603,9 @@ enum target_cfg_param {
TCFG_RTOS, TCFG_RTOS,
TCFG_DEFER_EXAMINE, TCFG_DEFER_EXAMINE,
TCFG_GDB_PORT, TCFG_GDB_PORT,
#if BUILD_RISCV_ARTY_BSCAN == 1
TCFG_BSCAN_TUNNEL_IR_WIDTH, TCFG_BSCAN_TUNNEL_IR_WIDTH,
#endif
}; };
static Jim_Nvp nvp_config_opts[] = { static Jim_Nvp nvp_config_opts[] = {
@ -4925,6 +4927,7 @@ no_params:
/* loop for more */ /* loop for more */
break; break;
#if BUILD_RISCV_ARTY_BSCAN == 1
case TCFG_BSCAN_TUNNEL_IR_WIDTH: case TCFG_BSCAN_TUNNEL_IR_WIDTH:
if (goi->isconfigure) { if (goi->isconfigure) {
e = Jim_GetOpt_Wide(goi, &w); e = Jim_GetOpt_Wide(goi, &w);
@ -4938,6 +4941,7 @@ no_params:
Jim_SetResult(goi->interp, Jim_NewIntObj(goi->interp, target->bscan_tunnel_ir_width)); Jim_SetResult(goi->interp, Jim_NewIntObj(goi->interp, target->bscan_tunnel_ir_width));
/* loop for more */ /* loop for more */
break; break;
#endif
} }
} /* while (goi->argc) */ } /* while (goi->argc) */