interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

ARM11: register (most) standard ARM commands 

Have ARM11 register the "standard" ARM commands.  For now, only
disassembly really works.

Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
This commit is contained in:
David Brownell 2009-11-16 16:36:12 -08:00
parent f86137066a
commit d7d857a189
2 changed files with 10 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/target/arm11.c
View File

@ -2138,6 +2138,8 @@ static int arm11_register_commands(struct command_context *cmd_ctx)
struct command *top_cmd, *mw_cmd;
armv4_5_register_commands(cmd_ctx);
top_cmd = register_command(cmd_ctx, NULL, "arm11",
NULL, COMMAND_ANY, NULL);

9
src/target/armv4_5.c
View File

@ -378,6 +378,12 @@ COMMAND_HANDLER(handle_armv4_5_reg_command)
if (armv4_5_mode_to_number(armv4_5->core_mode)==-1)
return ERROR_FAIL;
if (!armv4_5->full_context) {
command_print(cmd_ctx, "error: target doesn't support %s",
CMD_NAME);
return ERROR_FAIL;
}
for (num = 0; num <= 15; num++)
{
output_len = 0;
@ -522,7 +528,8 @@ int armv4_5_register_commands(struct command_context *cmd_ctx)
"display/change ARM core state <arm | thumb>");
register_command(cmd_ctx, armv4_5_cmd, "disassemble",
handle_armv4_5_disassemble_command, COMMAND_EXEC,
"disassemble instructions <address> [<count> ['thumb']]");
"disassemble instructions "
"<address> [<count> ['thumb']]");
return ERROR_OK;
}