interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

During polling, check which trigger has `hit` set. 

Change-Id: If226810ed930e5d7a2bab277a9f5b0f3ded86ffa
This commit is contained in:
Tim Newsome 2022-04-27 13:00:47 -07:00
parent 68e41dc1c8
commit d67a5bf064
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/target/riscv/riscv.c
View File

@ -1252,11 +1252,15 @@ int riscv_flush_registers(struct target *target)
/* Convert: RISC-V hart's halt reason --> OpenOCD's generic debug reason */ /* Convert: RISC-V hart's halt reason --> OpenOCD's generic debug reason */
int set_debug_reason(struct target *target, enum riscv_halt_reason halt_reason) int set_debug_reason(struct target *target, enum riscv_halt_reason halt_reason)
{ {
RISCV_INFO(r);
r->trigger_hit = -1;
switch (halt_reason) { switch (halt_reason) {
case RISCV_HALT_BREAKPOINT: case RISCV_HALT_BREAKPOINT:
target->debug_reason = DBG_REASON_BREAKPOINT; target->debug_reason = DBG_REASON_BREAKPOINT;
break; break;
case RISCV_HALT_TRIGGER: case RISCV_HALT_TRIGGER:
if (riscv_hit_trigger_hit_bit(target, &r->trigger_hit) != ERROR_OK)
return ERROR_FAIL;
target->debug_reason = DBG_REASON_WATCHPOINT; target->debug_reason = DBG_REASON_WATCHPOINT;
break; break;
case RISCV_HALT_INTERRUPT: case RISCV_HALT_INTERRUPT: