interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

board/efm32: Disable SRST 

The current configuration leads to the following error when trying to
program the target:

  SWD IDCODE 0x2ba01477
  timed out while waiting for target halted
  TARGET: efm32.cpu - Not halted
  in procedure 'program'
  in procedure 'reset' called at file "embedded:startup.tcl", line 478
  in procedure 'ocd_bouncer'

Use the default reset handling of the target (SYSRESETREQ) to reset the
system rather than SRST to fix the problem.

Tested on EFM32GG, EFM32TG and EZR32WG STK.

Change-Id: I788c41baf08b20814cbe0934b563424c4bc144b8
Signed-off-by: Marc Schink <openocd-dev@marcschink.de>
Reviewed-on: http://openocd.zylin.com/3420
Tested-by: jenkins
Reviewed-by: Andreas Färber <afaerber@suse.de>
Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
This commit is contained in:
Marc Schink 2016-04-17 14:53:25 +02:00 committed by Freddie Chopin
parent 0c8ec7c826
commit ca916d6118
1 changed files with 2 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
tcl/board/efm32.cfg
View File

@ -1,6 +1,6 @@
# Configuration for EFM32 boards with Segger J-Link on board
# Configuration for EFM32 boards with on-board SEGGER J-Link
#
# Tested with TINY GECKO and Zero Gecko demo board
# Tested with Tiny, Giant and Zero Gecko Starter Kit.
#
source [find interface/jlink.cfg]
@ -9,9 +9,3 @@ adapter_khz 1000
set CHIPNAME efm32
source [find target/efm32.cfg]
# EFM32 SWD doesn't work with RST asserted
# So don't use srst_nogate!
# Attach to running target with "mon halt"
reset_config srst_only