interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Revert "Initialize all registers in examine" 

This reverts commit 9d4df3420c.

I believe the reasoning behind this workaround is no longer valid.

Change-Id: Ie8705f75eb8ad7b72fc8ffcf39125be764cb43be
This commit is contained in:
Evgeniy Naydanov 2024-05-08 18:46:30 +03:00
parent b548653f66
commit c470cd21ae
1 changed files with 0 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/target/riscv/riscv-011.c
View File

@ -1584,8 +1584,6 @@ static int examine(struct target *target)
return result; return result;
target_set_examined(target); target_set_examined(target);
for (size_t i = 0; i < 32; ++i)
reg_cache_set(target, i, -1);
LOG_INFO("Examined RISCV core; XLEN=%d, misa=0x%" PRIx64, LOG_INFO("Examined RISCV core; XLEN=%d, misa=0x%" PRIx64,
riscv_xlen(target), r->misa); riscv_xlen(target), r->misa);