interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

tcl STM32L0xx - add support for dual banked targets and for Nucleo-64 STM32L073 

- stm32l0_dual_bank.cfg - implement dual bank configuration

- st_nucleo_l073rz.cfg - implement new board script

Change-Id: Ie8063e5bec45069a63d414d81b2068fe3cc7e4d7
Signed-off-by: Jan Čapek <jan.capek@braiins.cz>
Reviewed-on: http://openocd.zylin.com/3957
Reviewed-by: Cezary Gapiński <cezary.gapinski@gmail.com>
Reviewed-by: Karl Palsson <karlp@tweak.net.au>
Tested-by: jenkins
Reviewed-by: Aurelio Lucchesi <me@0rel.com>
Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
This commit is contained in:
Jan Čapek 2017-01-25 10:11:48 +01:00 committed by Freddie Chopin
parent e916bcda64
commit b375052c58
2 changed files with 17 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
tcl/board/st_nucleo_l073rz.cfg Normal file
View File

@ -0,0 +1,12 @@
# This is an ST NUCLEO-L073RZ board with single STM32L073RZ chip.
# http://www.st.com/en/evaluation-tools/nucleo-l073rz.html
source [find interface/stlink-v2-1.cfg]
transport select hla_swd
set WORKAREASIZE 0x2000
source [find target/stm32l0_dual_bank.cfg]
# There is only system reset line and JTAG/SWD command can be issued when SRST
reset_config srst_only

5
tcl/target/stm32l0_dual_bank.cfg Normal file
View File

@ -0,0 +1,5 @@
source [find target/stm32l0.cfg]
# Add the second flash bank.
set _FLASHNAME $_CHIPNAME.flash1
flash bank $_FLASHNAME stm32lx 0 0 0 0 $_TARGETNAME