tcl/target: Unify Renesas R-Car JTAG reset config
Both Gen2 and Gen3 used the same init_reset{} implementation, pull it into common file and include it from both generations. Moreover, this behavior is SoC specific, not board specific, so move the common init_reset into target/ directory. Change-Id: I5489a4bff9a786da8cb7fd7a515b0c9ce9dc16e3 Signed-off-by: Marek Vasut <marek.vasut@gmail.com> Reviewed-on: http://openocd.zylin.com/5400 Tested-by: jenkins Reviewed-by: Oleksij Rempel <linux@rempel-privat.de>
This commit is contained in:
parent
82a5c55dc3
commit
b304971f38
|
@ -7,17 +7,3 @@ if { ![info exists SOC] } {
|
|||
set SOC H3
|
||||
}
|
||||
source [find target/renesas_rcar_gen3.cfg]
|
||||
|
||||
reset_config trst_and_srst srst_nogate
|
||||
|
||||
proc init_reset {mode} {
|
||||
# Assert both resets: equivalent to a power-on reset
|
||||
adapter assert trst assert srst
|
||||
|
||||
# Deassert TRST to begin TAP communication
|
||||
adapter deassert trst assert srst
|
||||
|
||||
# TAP should now be responsive, validate the scan-chain
|
||||
jtag arp_init
|
||||
}
|
||||
|
||||
|
|
|
@ -120,4 +120,6 @@ if { [string equal $_boot_core CA15] } {
|
|||
setup_ca a7 $CA7_DBGBASE $_num_ca7 0
|
||||
}
|
||||
|
||||
source [find target/renesas_rcar_reset_common.cfg]
|
||||
|
||||
eval "target smp $smp_targets"
|
||||
|
|
|
@ -166,4 +166,6 @@ if { [string equal $_boot_core CA57] } {
|
|||
setup_a5x a53 $CA53_DBGBASE $CA53_CTIBASE $_num_ca53 0
|
||||
}
|
||||
|
||||
source [find target/renesas_rcar_reset_common.cfg]
|
||||
|
||||
eval "target smp $smp_targets"
|
||||
|
|
Loading…
Reference in New Issue