interesting
/
riscv-openocd
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

tcl/target: Fix V3M/V3H SoC chipname 

The V3M SoC is R8A77970 while the V3H SoC is R8A77980 . Update the
CHIPNAME and swap the SoCs to keep the list sorted.

Change-Id: I7e1777c0c7181e5e0beac98333f2047cb443d0df
Signed-off-by: Marek Vasut <marek.vasut@gmail.com>
Reviewed-on: http://openocd.zylin.com/5140
Tested-by: jenkins
Reviewed-by: Matthias Welwarsky <matthias@welwarsky.de>
This commit is contained in:
Marek Vasut 2019-04-02 05:28:17 +02:00 committed by Matthias Welwarsky
parent 82e3a0e7cf
commit af952850b5
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
tcl/target/renesas_rcar_gen3.cfg
View File

@ -47,17 +47,17 @@ switch $_soc {
set _num_cr7 1 set _num_cr7 1
set _boot_core CA57 set _boot_core CA57
} }
V3H { V3M {
set _CHIPNAME r8a77970 set _CHIPNAME r8a77970
set _num_ca57 0 set _num_ca57 0
set _num_ca53 4 set _num_ca53 2
set _num_cr7 1 set _num_cr7 1
set _boot_core CA53 set _boot_core CA53
} }
V3M { V3H {
set _CHIPNAME r8a77980 set _CHIPNAME r8a77980
set _num_ca57 0 set _num_ca57 0
set _num_ca53 2 set _num_ca53 4
set _num_cr7 1 set _num_cr7 1
set _boot_core CA53 set _boot_core CA53
} }