interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

optimisation: tiny optimisation for embedded ice 

use two shift operations instead of three to set embedded
ice register.

Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
This commit is contained in:
Øyvind Harboe 2009-12-10 15:09:20 +01:00
parent 068626fde4
commit ac46e072df
1 changed files with 5 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
src/target/embeddedice.h
View File

@ -118,15 +118,14 @@ int embeddedice_handshake(struct arm_jtag *jtag_info, int hsbit, uint32_t timeou
*/
static __inline__ void embeddedice_write_reg_inner(struct jtag_tap *tap, int reg_addr, uint32_t value)
{
static const int embeddedice_num_bits[]={32,5,1};
uint32_t values[3];
static const int embeddedice_num_bits[] = {32, 6};
uint32_t values[2];
values[0]=value;
values[1]=reg_addr;
values[2]=1;
values[0] = value;
values[1] = (1 << 5) | reg_addr;
jtag_add_dr_out(tap,
3,
2,
embeddedice_num_bits,
values,
jtag_get_end_state());