interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

nds32: report any one of hit read watchpoints 

If multiple read watchpoints are hit at the same time, report
any one of these hit watchpoints.

Change-Id: I8d4439aa80e4b62bb7d48bbdc0450920e2008a2e
Signed-off-by: Hsiangkai Wang <hsiangkai@gmail.com>
Reviewed-on: http://openocd.zylin.com/1576
Tested-by: jenkins
Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
This commit is contained in:
Hsiangkai Wang 2013-06-18 16:37:21 +08:00 committed by Spencer Oliver
parent 6b9c491257
commit a8d0fec087
1 changed files with 9 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
src/target/nds32_v3_common.c
View File

@ -240,6 +240,7 @@ static int nds32_v3_get_exception_address(struct nds32 *nds32,
uint32_t match_count; uint32_t match_count;
int32_t i; int32_t i;
static int32_t number_of_hard_break; static int32_t number_of_hard_break;
uint32_t bp_control;
if (number_of_hard_break == 0) { if (number_of_hard_break == 0) {
aice_read_debug_reg(aice, NDS_EDM_SR_EDM_CFG, &edm_cfg); aice_read_debug_reg(aice, NDS_EDM_SR_EDM_CFG, &edm_cfg);
@ -255,6 +256,14 @@ static int nds32_v3_get_exception_address(struct nds32 *nds32,
if (match_bits & (1 << i)) { if (match_bits & (1 << i)) {
aice_read_debug_reg(aice, NDS_EDM_SR_BPA0 + i, address); aice_read_debug_reg(aice, NDS_EDM_SR_BPA0 + i, address);
match_count++; match_count++;
/* If target hits multiple read/access watchpoint,
* select the first one. */
aice_read_debug_reg(aice, NDS_EDM_SR_BPC0 + i, &bp_control);
if (0x3 == (bp_control & 0x3)) {
match_count = 1;
break;
}
} }
} }