tcl/target/ti_k3: Add J721S2 SoC
Add support for the latest in TI k3 family J721S2 SoC. For further details, see http://www.ti.com/lit/pdf/spruj28 Signed-off-by: Nishanth Menon <nm@ti.com> Change-Id: I608ab4513ffb6b5c4166ba423e7d0dddbbb3bbfd Reviewed-on: https://review.openocd.org/c/openocd/+/6796 Tested-by: jenkins Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
This commit is contained in:
parent
4ea21b95f9
commit
9f1b4bbe70
|
@ -114,6 +114,26 @@ switch $_soc {
|
||||||
# M3 CTI base
|
# M3 CTI base
|
||||||
set CM3_CTIBASE {0x20001000}
|
set CM3_CTIBASE {0x20001000}
|
||||||
}
|
}
|
||||||
|
j721s2 {
|
||||||
|
set _CHIPNAME j721s2
|
||||||
|
set _K3_DAP_TAPID 0x0bb7502f
|
||||||
|
|
||||||
|
# J721s2 has 1 cluster of 2 A72 cores.
|
||||||
|
set _armv8_cpu_name a72
|
||||||
|
set _armv8_cores 2
|
||||||
|
|
||||||
|
# J721s2 has 3 clusters of 2 R5 cores each.
|
||||||
|
set _r5_cores 6
|
||||||
|
|
||||||
|
# sysctrl CTI base
|
||||||
|
set CM3_CTIBASE {0x20001000}
|
||||||
|
# Sysctrl power-ap unlock offsets
|
||||||
|
set _sysctrl_ap_unlock_offsets {0xf0 0x78}
|
||||||
|
|
||||||
|
# M4 processor
|
||||||
|
set _gp_mcu_cores 1
|
||||||
|
set _gp_mcu_ap_unlock_offsets {0xf0 0x7c}
|
||||||
|
}
|
||||||
default {
|
default {
|
||||||
echo "'$_soc' is invalid!"
|
echo "'$_soc' is invalid!"
|
||||||
}
|
}
|
||||||
|
|
Loading…
Reference in New Issue