interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add RISC-V to README. (#482) 

Change-Id: Ie70833a8b357c4f3ec6ae4472a77bfc409a448bf
This commit is contained in:
Tim Newsome 2020-06-09 12:49:37 -07:00 committed by GitHub
parent 95a8cd9b5d
commit 97fb3f4bd4
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
README
View File

@ -118,7 +118,7 @@ Debug targets
ARM11, ARM7, ARM9, AVR32, Cortex-A, Cortex-R, Cortex-M, LS102x-SAP, ARM11, ARM7, ARM9, AVR32, Cortex-A, Cortex-R, Cortex-M, LS102x-SAP,
Feroceon/Dragonite, DSP563xx, DSP5680xx, EnSilica eSi-RISC, FA526, MIPS Feroceon/Dragonite, DSP563xx, DSP5680xx, EnSilica eSi-RISC, FA526, MIPS
EJTAG, NDS32, XScale, Intel Quark. EJTAG, NDS32, RISC-V, XScale, Intel Quark.
Flash drivers Flash drivers
------------- -------------