target/riscv: dont set mcause and mstatus as cachable
With CLIC extension (smclic), mcause and mstatus CSRs share mirrored fields for mpp and mpie. Therefore, neither can be assumed cachable. Signed-off-by: Samuel Obuch <samuel.obuch@espressif.com>
This commit is contained in:
parent
e870c5f2de
commit
94d739ac9a
|
@ -204,9 +204,7 @@ static inline bool riscv_reg_impl_gdb_regno_cacheable(enum gdb_regno regno,
|
|||
case GDB_REGNO_MISA:
|
||||
case GDB_REGNO_DCSR:
|
||||
case GDB_REGNO_DSCRATCH0:
|
||||
case GDB_REGNO_MSTATUS:
|
||||
case GDB_REGNO_MEPC:
|
||||
case GDB_REGNO_MCAUSE:
|
||||
case GDB_REGNO_SATP:
|
||||
/*
|
||||
* WARL registers might not contain the value we just wrote, but
|
||||
|
|
Loading…
Reference in New Issue