interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

arm_cti: Add CTIDEVCTL to register list 

This is useful for setting a reset catch on a CPU that is being
brought out of reset.

Change-Id: Id8fe9bc3f75fd170f207f470a9f3b0faba7f24c1
Signed-off-by: Peter Collingbourne <pcc@google.com>
Reviewed-on: https://review.openocd.org/c/openocd/+/8422
Tested-by: jenkins
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
This commit is contained in:
Peter Collingbourne 2024-07-31 19:05:06 -07:00 committed by Antonio Borneo
parent fc1e73b9cf
commit 941fa8538f
2 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/target/arm_cti.c
View File

@ -189,6 +189,7 @@ static const struct {
{ CTI_APPCLEAR, "APPCLR" }, { CTI_APPCLEAR, "APPCLR" },
{ CTI_APPPULSE, "APPPULSE" }, { CTI_APPPULSE, "APPPULSE" },
{ CTI_INACK, "INACK" }, { CTI_INACK, "INACK" },
{ CTI_DEVCTL, "DEVCTL" },
}; };
static int cti_find_reg_offset(const char *name) static int cti_find_reg_offset(const char *name)

1
src/target/arm_cti.h
View File

@ -39,6 +39,7 @@
#define CTI_CHIN_STATUS 0x138 #define CTI_CHIN_STATUS 0x138
#define CTI_CHOU_STATUS 0x13C #define CTI_CHOU_STATUS 0x13C
#define CTI_GATE 0x140 #define CTI_GATE 0x140
#define CTI_DEVCTL 0x150
#define CTI_UNLOCK 0xFB0 #define CTI_UNLOCK 0xFB0
#define CTI_CHNL(x) (1 << x) #define CTI_CHNL(x) (1 << x)