interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

tcl/target: update esp32s2.cfg to reference shared functions in the esp_common.cfg 

This commit enhances code reusability, simplifies maintenance, and ensures
consistency across all chip configurations by consolidating commonly used
commands and variables into the common config file.

Signed-off-by: Erhan Kurubas <erhan.kurubas@espressif.com>
Change-Id: I36c86fe4ebc99928ce48a5bff8cb9580a0fa3ac0
Reviewed-on: https://review.openocd.org/c/openocd/+/7746
Tested-by: jenkins
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
This commit is contained in:
Erhan Kurubas 2023-06-18 11:18:31 +02:00 committed by Antonio Borneo
parent d70fd7c5be
commit 93002a86cd
1 changed files with 12 additions and 50 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

62
tcl/target/esp32s2.cfg
View File

@ -1,32 +1,17 @@
# SPDX-License-Identifier: GPL-2.0-or-later # SPDX-License-Identifier: GPL-2.0-or-later
# #
# The ESP32-S2 only supports JTAG.
transport select jtag
set CPU_MAX_ADDRESS 0xFFFFFFFF # Source the ESP common configuration file.
source [find bitsbytes.tcl]
source [find memory.tcl]
source [find mmr_helpers.tcl]
# Source the ESP common configuration file
source [find target/esp_common.cfg] source [find target/esp_common.cfg]
if { [info exists CHIPNAME] } { # Target specific global variables
set _CHIPNAME $CHIPNAME set _CHIPNAME "esp32s2"
} else { set _CPUTAPID 0x120034e5
set _CHIPNAME esp32s2 set _ESP_ARCH "xtensa"
} set _ONLYCPU 1
set _ESP_SMP_TARGET 0
if { [info exists CPUTAPID] } { set _ESP_SMP_BREAK 1
set _CPUTAPID $CPUTAPID set _ESP_EFUSE_MAC_ADDR_REG 0x3f41A004
} else {
set _CPUTAPID 0x120034e5
}
set _TARGETNAME $_CHIPNAME
set _CPUNAME cpu
set _TAPNAME $_CHIPNAME.$_CPUNAME
jtag newtap $_CHIPNAME $_CPUNAME -irlen 5 -expected-id $_CPUTAPID
proc esp32s2_memprot_is_enabled { } { proc esp32s2_memprot_is_enabled { } {
# IRAM0, DPORT_PMS_PRO_IRAM0_0_REG # IRAM0, DPORT_PMS_PRO_IRAM0_0_REG
@ -48,33 +33,10 @@ proc esp32s2_memprot_is_enabled { } {
return 0 return 0
} }
target create $_TARGETNAME esp32s2 -endian little -chain-position $_TAPNAME proc esp32s2_soc_reset { } {
soft_reset_halt
$_TARGETNAME configure -event gdb-attach {
# necessary to auto-probe flash bank when GDB is connected and generate proper memory map
halt 1000
if { [esp32s2_memprot_is_enabled] } {
# 'reset halt' to disable memory protection and allow flasher to work correctly
echo "Memory protection is enabled. Reset target to disable it..."
reset halt
}
} }
xtensa maskisr on create_esp_target $_ESP_ARCH
$_TARGETNAME configure -event examine-end {
# Need to enable to set 'semihosting_basedir'
arm semihosting enable
arm semihosting_resexit enable
if { [info exists _SEMIHOST_BASEDIR] } {
if { $_SEMIHOST_BASEDIR != "" } {
arm semihosting_basedir $_SEMIHOST_BASEDIR
}
}
}
$_TARGETNAME configure -event reset-assert-post { soft_reset_halt }
gdb_breakpoint_override hard
source [find target/xtensa-core-esp32s2.cfg] source [find target/xtensa-core-esp32s2.cfg]