interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Invalidate the register cache more often

This commit is contained in:
Palmer Dabbelt 2018-05-30 17:48:48 -07:00
parent d2cd725dd3
commit 91e544d66c
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/target/riscv/riscv.c
View File

@ -1627,6 +1627,8 @@ int riscv_halt_all_harts(struct target *target)
riscv_halt_one_hart(target, i); riscv_halt_one_hart(target, i);
} }
riscv_invalidate_register_cache(target);
return ERROR_OK; return ERROR_OK;
} }
@ -1752,6 +1754,7 @@ int riscv_set_current_hartid(struct target *target, int hartid)
if (!target_was_examined(target)) if (!target_was_examined(target))
return ERROR_OK; return ERROR_OK;
#if 0
/* Avoid invalidating the register cache all the time. */ /* Avoid invalidating the register cache all the time. */
if (r->registers_initialized if (r->registers_initialized
&& (!riscv_rtos_enabled(target) || (previous_hartid == hartid)) && (!riscv_rtos_enabled(target) || (previous_hartid == hartid))
@ -1759,6 +1762,7 @@ int riscv_set_current_hartid(struct target *target, int hartid)
return ERROR_OK; return ERROR_OK;
} else } else
LOG_DEBUG("Initializing registers: xlen=%d", riscv_xlen(target)); LOG_DEBUG("Initializing registers: xlen=%d", riscv_xlen(target));
#endif
riscv_invalidate_register_cache(target); riscv_invalidate_register_cache(target);
return ERROR_OK; return ERROR_OK;