interesting
/
riscv-openocd
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

target/mips: Use 'bool' data type 

Change-Id: Ifb114bfc062ed7c0ff6e4f37a1a6d546f5415344
Signed-off-by: Marc Schink <openocd-dev@marcschink.de>
Reviewed-on: http://openocd.zylin.com/4970
Tested-by: jenkins
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
This commit is contained in:
Marc Schink 2019-02-26 14:10:48 +01:00 committed by Tomas Vanek
parent b9eecd9c26
commit 8f518d3592
2 changed files with 15 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
src/target/mips32.c
View File

@ -190,8 +190,8 @@ static int mips32_set_core_reg(struct reg *reg, uint8_t *buf)
return ERROR_TARGET_NOT_HALTED; return ERROR_TARGET_NOT_HALTED;
buf_set_u32(reg->value, 0, 32, value); buf_set_u32(reg->value, 0, 32, value);
reg->dirty = 1; reg->dirty = true;
reg->valid = 1; reg->valid = true;
return ERROR_OK; return ERROR_OK;
} }
@ -208,8 +208,8 @@ static int mips32_read_core_reg(struct target *target, unsigned int num)
reg_value = mips32->core_regs[num]; reg_value = mips32->core_regs[num];
buf_set_u32(mips32->core_cache->reg_list[num].value, 0, 32, reg_value); buf_set_u32(mips32->core_cache->reg_list[num].value, 0, 32, reg_value);
mips32->core_cache->reg_list[num].valid = 1; mips32->core_cache->reg_list[num].valid = true;
mips32->core_cache->reg_list[num].dirty = 0; mips32->core_cache->reg_list[num].dirty = false;
return ERROR_OK; return ERROR_OK;
} }
@ -227,8 +227,8 @@ static int mips32_write_core_reg(struct target *target, unsigned int num)
reg_value = buf_get_u32(mips32->core_cache->reg_list[num].value, 0, 32); reg_value = buf_get_u32(mips32->core_cache->reg_list[num].value, 0, 32);
mips32->core_regs[num] = reg_value; mips32->core_regs[num] = reg_value;
LOG_DEBUG("write core reg %i value 0x%" PRIx32 "", num , reg_value); LOG_DEBUG("write core reg %i value 0x%" PRIx32 "", num , reg_value);
mips32->core_cache->reg_list[num].valid = 1; mips32->core_cache->reg_list[num].valid = true;
mips32->core_cache->reg_list[num].dirty = 0; mips32->core_cache->reg_list[num].dirty = false;
return ERROR_OK; return ERROR_OK;
} }
@ -336,12 +336,12 @@ struct reg_cache *mips32_build_reg_cache(struct target *target)
if (mips32_regs[i].flag == MIPS32_GDB_DUMMY_FP_REG) { if (mips32_regs[i].flag == MIPS32_GDB_DUMMY_FP_REG) {
reg_list[i].value = mips32_gdb_dummy_fp_value; reg_list[i].value = mips32_gdb_dummy_fp_value;
reg_list[i].valid = 1; reg_list[i].valid = true;
reg_list[i].arch_info = NULL; reg_list[i].arch_info = NULL;
register_init_dummy(&reg_list[i]); register_init_dummy(&reg_list[i]);
} else { } else {
reg_list[i].value = calloc(1, 4); reg_list[i].value = calloc(1, 4);
reg_list[i].valid = 0; reg_list[i].valid = false;
reg_list[i].type = &mips32_reg_type; reg_list[i].type = &mips32_reg_type;
reg_list[i].arch_info = &arch_info[i]; reg_list[i].arch_info = &arch_info[i];
@ -352,7 +352,7 @@ struct reg_cache *mips32_build_reg_cache(struct target *target)
LOG_ERROR("unable to allocate reg type list"); LOG_ERROR("unable to allocate reg type list");
} }
reg_list[i].dirty = 0; reg_list[i].dirty = false;
reg_list[i].group = mips32_regs[i].group; reg_list[i].group = mips32_regs[i].group;
reg_list[i].number = i; reg_list[i].number = i;
@ -532,8 +532,8 @@ int mips32_run_algorithm(struct target *target, int num_mem_params,
mips32->core_cache->reg_list[i].name, context[i]); mips32->core_cache->reg_list[i].name, context[i]);
buf_set_u32(mips32->core_cache->reg_list[i].value, buf_set_u32(mips32->core_cache->reg_list[i].value,
0, 32, context[i]); 0, 32, context[i]);
mips32->core_cache->reg_list[i].valid = 1; mips32->core_cache->reg_list[i].valid = true;
mips32->core_cache->reg_list[i].dirty = 1; mips32->core_cache->reg_list[i].dirty = true;
} }
} }

8
src/target/mips_m4k.c
View File

@ -458,8 +458,8 @@ static int mips_m4k_internal_restore(struct target *target, int current,
if (!current) { if (!current) {
mips_m4k_isa_filter(mips32->isa_imp, &address); mips_m4k_isa_filter(mips32->isa_imp, &address);
buf_set_u32(mips32->core_cache->reg_list[MIPS32_PC].value, 0, 32, address); buf_set_u32(mips32->core_cache->reg_list[MIPS32_PC].value, 0, 32, address);
mips32->core_cache->reg_list[MIPS32_PC].dirty = 1; mips32->core_cache->reg_list[MIPS32_PC].dirty = true;
mips32->core_cache->reg_list[MIPS32_PC].valid = 1; mips32->core_cache->reg_list[MIPS32_PC].valid = true;
} }
if ((mips32->isa_imp > 1) && debug_execution) /* if more than one isa supported */ if ((mips32->isa_imp > 1) && debug_execution) /* if more than one isa supported */
@ -552,8 +552,8 @@ static int mips_m4k_step(struct target *target, int current,
if (!current) { if (!current) {
mips_m4k_isa_filter(mips32->isa_imp, &address); mips_m4k_isa_filter(mips32->isa_imp, &address);
buf_set_u32(mips32->core_cache->reg_list[MIPS32_PC].value, 0, 32, address); buf_set_u32(mips32->core_cache->reg_list[MIPS32_PC].value, 0, 32, address);
mips32->core_cache->reg_list[MIPS32_PC].dirty = 1; mips32->core_cache->reg_list[MIPS32_PC].dirty = true;
mips32->core_cache->reg_list[MIPS32_PC].valid = 1; mips32->core_cache->reg_list[MIPS32_PC].valid = true;
} }
/* the front-end may request us not to handle breakpoints */ /* the front-end may request us not to handle breakpoints */