interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

- swap processing of reset handling. First srst and than trst. 

git-svn-id: svn://svn.berlios.de/openocd/trunk@680 b42882b7-edfa-0310-969c-e2dbd0fdcd60
This commit is contained in:
mifi 2008-05-24 11:33:34 +00:00
parent 20937dd33a
commit 8b91677133
1 changed files with 9 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
src/jtag/jlink.c
View File

@ -447,15 +447,6 @@ void jlink_reset(int trst, int srst)
LOG_DEBUG("trst: %i, srst: %i", trst, srst);
/* Signals are active low */
if (trst == 0)
{
jlink_simple_command(EMU_CMD_HW_TRST1);
}
else if (trst == 1)
{
jlink_simple_command(EMU_CMD_HW_TRST0);
}
if (srst == 0)
{
jlink_simple_command(EMU_CMD_HW_RESET1);
@ -464,6 +455,15 @@ void jlink_reset(int trst, int srst)
{
jlink_simple_command(EMU_CMD_HW_RESET0);
}
if (trst == 0)
{
jlink_simple_command(EMU_CMD_HW_TRST1);
}
else if (trst == 1)
{
jlink_simple_command(EMU_CMD_HW_TRST0);
}
}
void jlink_simple_command(u8 command)