interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

NEWS updates 

Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
This commit is contained in:
David Brownell 2009-11-25 16:05:35 -08:00
parent 49036463db
commit 83568b6b62
1 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
NEWS
View File

@ -10,10 +10,20 @@ Boundary Scan:
Target Layer:
ARM
- renamed "armv4_5" command prefix as "arm"
- recognize TrustZone "Secure Monitor" mode
- "arm regs" command output changed
- register names use "sp" not "r13"
ARM11
- Preliminary ETM and ETB hookup
- accelerated "flash erase_check"
- accelerated GDB memory checksum
- support "arm regs" command
- can access all core modes and registers
Cortex-A8
- support "arm regs" command
- can access all core modes and registers
Cortex-M3
- Exposed DWT registers like cycle counter
Flash Layer:
'flash bank' and 'nand device' take <bank_name> as first argument.