interesting
/
riscv-openocd
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

arm_dpm: do not read/write non-existent registers 

Change-Id: I6a991899bb178ee0c6b41870a45d0a9439d9dc1e
Signed-off-by: Tarek BOCHKATI <tarek.bouchkati@gmail.com>
Reviewed-on: http://openocd.zylin.com/6063
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
Tested-by: jenkins
This commit is contained in:
Tarek BOCHKATI 2021-02-14 13:21:36 +01:00 committed by Antonio Borneo
parent 21e1ebdc8e
commit 708284a1ac
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/target/arm_dpm.c
View File

@ -514,7 +514,7 @@ int arm_dpm_write_dirty_registers(struct arm_dpm *dpm, bool bpwp)
continue; continue;
if (arm->cpsr == cache->reg_list + i) if (arm->cpsr == cache->reg_list + i)
continue; continue;
if (!cache->reg_list[i].dirty) if (!cache->reg_list[i].exist || !cache->reg_list[i].dirty)
continue; continue;
r = cache->reg_list[i].arch_info; r = cache->reg_list[i].arch_info;
@ -763,7 +763,7 @@ static int arm_dpm_full_context(struct target *target)
for (unsigned i = 0; i < cache->num_regs; i++) { for (unsigned i = 0; i < cache->num_regs; i++) {
struct arm_reg *r; struct arm_reg *r;
if (cache->reg_list[i].valid) if (!cache->reg_list[i].exist || cache->reg_list[i].valid)
continue; continue;
r = cache->reg_list[i].arch_info; r = cache->reg_list[i].arch_info;