interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

nds32: change default value 

Change-Id: I0505bdc0e75543a3b205981339c5b9fa78a080ca
Signed-off-by: Hsiangkai Wang <hsiangkai@gmail.com>
Reviewed-on: http://openocd.zylin.com/1575
Tested-by: jenkins
Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
This commit is contained in:
Hsiangkai Wang 2013-06-10 11:38:21 +08:00 committed by Spencer Oliver
parent 54d8a801b2
commit 6b9c491257
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/jtag/aice/aice_usb.c
View File

@ -38,7 +38,7 @@ static uint8_t current_target_id;
static uint32_t jtag_clock; static uint32_t jtag_clock;
static struct aice_usb_handler_s aice_handler; static struct aice_usb_handler_s aice_handler;
/* AICE max retry times. If AICE command timeout, retry it. */ /* AICE max retry times. If AICE command timeout, retry it. */
static int aice_max_retry_times = 10; static int aice_max_retry_times = 50;
/* Default endian is little endian. */ /* Default endian is little endian. */
static enum aice_target_endian data_endian; static enum aice_target_endian data_endian;

2
src/target/nds32.c
View File

@ -1644,7 +1644,7 @@ int nds32_init_arch_info(struct target *target, struct nds32 *nds32)
nds32->reset_halt_as_examine = false; nds32->reset_halt_as_examine = false;
nds32->keep_target_edm_ctl = false; nds32->keep_target_edm_ctl = false;
nds32->word_access_mem = false; nds32->word_access_mem = false;
nds32->virtual_hosting = false; nds32->virtual_hosting = true;
nds32->hit_syscall = false; nds32->hit_syscall = false;
nds32->active_syscall_id = NDS32_SYSCALL_UNDEFINED; nds32->active_syscall_id = NDS32_SYSCALL_UNDEFINED;
nds32->virtual_hosting_errno = 0; nds32->virtual_hosting_errno = 0;