interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

David Brownell <david-b@pacbell.net> fix warnings 

git-svn-id: svn://svn.berlios.de/openocd/trunk@2648 b42882b7-edfa-0310-969c-e2dbd0fdcd60
This commit is contained in:
oharboe 2009-08-28 17:18:36 +00:00
parent ed8fd94d7c
commit 69b8b5e0aa
1 changed files with 8 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/target/arm11_dbgtap.c
View File

@ -386,7 +386,8 @@ int arm11_run_instr_no_data(arm11_common_t * arm11, uint32_t * opcode, size_t co
if (flag)
break;
long long then;
long long then = 0;
if (i == 1000)
{
then = timeval_ms();
@ -465,7 +466,8 @@ int arm11_run_instr_data_to_core(arm11_common_t * arm11, uint32_t opcode, uint32
JTAG_DEBUG("DTR Ready %d nRetry %d", Ready, nRetry);
long long then;
long long then = 0;
if (i == 1000)
{
then = timeval_ms();
@ -499,7 +501,8 @@ int arm11_run_instr_data_to_core(arm11_common_t * arm11, uint32_t opcode, uint32
JTAG_DEBUG("DTR Data %08x Ready %d nRetry %d", Data, Ready, nRetry);
long long then;
long long then = 0;
if (i == 1000)
{
then = timeval_ms();
@ -678,7 +681,8 @@ int arm11_run_instr_data_from_core(arm11_common_t * arm11, uint32_t opcode, uint
JTAG_DEBUG("DTR Data %08x Ready %d nRetry %d", Data, Ready, nRetry);
long long then;
long long then = 0;
if (i == 1000)
{
then = timeval_ms();