interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

- add missing svn props from r1299 commit 

git-svn-id: svn://svn.berlios.de/openocd/trunk@1302 b42882b7-edfa-0310-969c-e2dbd0fdcd60
This commit is contained in:
ntfreak 2009-01-05 13:45:16 +00:00
parent a8e12a95fa
commit 6935e703c0
3 changed files with 56 additions and 56 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

34
src/target/board/x300t.cfg
View File

@ -1,17 +1,17 @@
# This is for the T-Home X300T / X301T IPTV box, # This is for the T-Home X300T / X301T IPTV box,
# which are based on IPTV reference designs from Kiss/Cisco KMM-32** # which are based on IPTV reference designs from Kiss/Cisco KMM-32**
# #
# It has Sigma Designs SMP8634 chip. # It has Sigma Designs SMP8634 chip.
source [find target/smp8634.cfg] source [find target/smp8634.cfg]
$_TARGETNAME configure -event reset-init { x300t_init } $_TARGETNAME configure -event reset-init { x300t_init }
# 1MB CFI capable flash # 1MB CFI capable flash
# flash bank <driver> <base> <size> <chip_width> <bus_width> # flash bank <driver> <base> <size> <chip_width> <bus_width>
flash bank cfi 0xac000000 0x100000 2 2 0 flash bank cfi 0xac000000 0x100000 2 2 0
proc x300t_init { } { proc x300t_init { } {
# Setup SDRAM config and flash mapping # Setup SDRAM config and flash mapping
# map flash to CPU address space REG_BASE_cpu_block+CPU_remap4 # map flash to CPU address space REG_BASE_cpu_block+CPU_remap4
mww 0x6f010 0x48000000 mww 0x6f010 0x48000000
} }

14
src/target/interface/parport_dlc5.cfg
View File

@ -1,7 +1,7 @@
telnet_port 4444 telnet_port 4444
gdb_port 2001 gdb_port 2001
interface parport interface parport
parport_port /dev/parport0 parport_port /dev/parport0
parport_cable dlc5 parport_cable dlc5
jtag_speed 0 jtag_speed 0

64
src/target/target/smp8634.cfg
View File

@ -1,32 +1,32 @@
# script for Sigma Designs SMP8634 (eventually even SMP8635) # script for Sigma Designs SMP8634 (eventually even SMP8635)
if { [info exists CHIPNAME] } { if { [info exists CHIPNAME] } {
set _CHIPNAME $CHIPNAME set _CHIPNAME $CHIPNAME
} else { } else {
set _CHIPNAME smp8634 set _CHIPNAME smp8634
} }
if { [info exists ENDIAN] } { if { [info exists ENDIAN] } {
set _ENDIAN $ENDIAN set _ENDIAN $ENDIAN
} else { } else {
set _ENDIAN little set _ENDIAN little
} }
if { [info exists CPUTAPID ] } { if { [info exists CPUTAPID ] } {
set _CPUTAPID $CPUTAPID set _CPUTAPID $CPUTAPID
} else { } else {
# force an error till we get a good number # force an error till we get a good number
set _CPUTAPID 0x08630001 set _CPUTAPID 0x08630001
} }
jtag_nsrst_delay 100 jtag_nsrst_delay 100
jtag_ntrst_delay 100 jtag_ntrst_delay 100
reset_config trst_and_srst separate reset_config trst_and_srst separate
# jtag scan chain # jtag scan chain
# format L IRC IRCM IDCODE (Length, IR Capture, IR Capture Mask, IDCODE) # format L IRC IRCM IDCODE (Length, IR Capture, IR Capture Mask, IDCODE)
jtag newtap $_CHIPNAME cpu -irlen 5 -ircapture 0x1 -irmask 0x1 jtag newtap $_CHIPNAME cpu -irlen 5 -ircapture 0x1 -irmask 0x1
set _TARGETNAME [format "%s.cpu" $_CHIPNAME] set _TARGETNAME [format "%s.cpu" $_CHIPNAME]
target create $_TARGETNAME mips_m4k -endian $_ENDIAN -variant target create $_TARGETNAME mips_m4k -endian $_ENDIAN -variant