interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Use TARGET_PRIxADDR instead of PRIx64. 

Change-Id: Iaf71a2d767ff4876b4cf1c9d546744ec6f97dda2
This commit is contained in:
Tim Newsome 2018-03-02 18:28:05 -08:00
parent 075610d495
commit 68a6812a41
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/target/riscv/riscv-013.c
View File

@ -2158,7 +2158,7 @@ static int write_memory_bus_v0(struct target *target, target_addr_t address,
{ {
/*1) write sbaddress: for singlewrite and autoincrement, we need to write the address once*/ /*1) write sbaddress: for singlewrite and autoincrement, we need to write the address once*/
LOG_DEBUG("System Bus Access: size: %d\tcount:%d\tstart address: 0x%08" LOG_DEBUG("System Bus Access: size: %d\tcount:%d\tstart address: 0x%08"
PRIx64, size, count, address); TARGET_PRIxADDR, size, count, address);
dmi_write(target, DMI_SBADDRESS0, address); dmi_write(target, DMI_SBADDRESS0, address);
int64_t value = 0; int64_t value = 0;
int64_t access = 0; int64_t access = 0;