interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

some arm11 stuff that isn't done yet. 

git-svn-id: svn://svn.berlios.de/openocd/trunk@2639 b42882b7-edfa-0310-969c-e2dbd0fdcd60
This commit is contained in:
oharboe 2009-08-26 19:27:33 +00:00
parent 327ba6cb0a
commit 641c574425
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
TODO
View File

@ -122,6 +122,8 @@ https://lists.berlios.de/pipermail/openocd-development/2009-July/009206.html
arm7 code) to know what address to set the breakpoint at for single arm7 code) to know what address to set the breakpoint at for single
stepping an instruction. stepping an instruction.
- implement missing functionality (grep FNC_INFO_NOTIMPLEMENTED ...) - implement missing functionality (grep FNC_INFO_NOTIMPLEMENTED ...)
- thumb support is missing: ISTR ARMv6 requires Thumb.
ARM1156 has Thumb2; ARM1136 doesn't.
- Cortex A8 support (ML) - Cortex A8 support (ML)
- add target implementation (ML) - add target implementation (ML)
- MC1322x support (JW/DE?) - MC1322x support (JW/DE?)