interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

build: remove unused variables 

detected by clang.

Change-Id: Id9effcc5437870f37fecd33803f7753c6eca53d6
Signed-off-by: Spencer Oliver <spen@spen-soft.co.uk>
Reviewed-on: http://openocd.zylin.com/361
Tested-by: jenkins
Reviewed-by: Øyvind Harboe <oyvindharboe@gmail.com>
Reviewed-by: Mathias Küster <kesmtp@freenet.de>
This commit is contained in:
Spencer Oliver 2012-01-09 22:04:03 +00:00
parent 32d3063cf5
commit 5f83378a9c
3 changed files with 0 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/flash/nor/at91sam3.c
View File

@ -3008,7 +3008,6 @@ sam3_write(struct flash_bank *bank,
goto done;
}
buffer += count;
count -= count;
}
LOG_DEBUG("Done!");
r = ERROR_OK;
@ -3029,7 +3028,6 @@ COMMAND_HANDLER(sam3_handle_info_command)
unsigned x;
int r;
r = 0;
// bank0 must exist before we can do anything
if (pChip->details.bank[0].pBank == NULL) {
@ -3114,13 +3112,11 @@ COMMAND_HANDLER(sam3_handle_gpnvm_command)
}
}
switch (CMD_ARGC) {
default:
return ERROR_COMMAND_SYNTAX_ERROR;
break;
case 0:
who = -1;
goto showall;
break;
case 1:

2
src/flash/nor/str7x.c
View File

@ -726,12 +726,10 @@ static int str7x_write(struct flash_bank *bank, uint8_t *buffer,
/* data word 1 */
target_write_memory(target, str7x_get_flash_adr(bank, FLASH_DR0),
4, 1, last_dword);
bytes_written += 4;
/* data word 2 */
target_write_memory(target, str7x_get_flash_adr(bank, FLASH_DR1),
4, 1, last_dword + 4);
bytes_written += 4;
/* start programming cycle */
cmd = FLASH_DWPG | FLASH_WMS;

1
src/target/stm32_stlink.c
View File

@ -511,7 +511,6 @@ static int stm32_stlink_step(struct target *target, int current,
return ERROR_TARGET_NOT_HALTED;
}
pc = armv7m->arm.pc;
if (!current) {
buf_set_u32(pc->value, 0, 32, address);
pc->dirty = true;