interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

more arm926ejs bugs 

git-svn-id: svn://svn.berlios.de/openocd/trunk@2486 b42882b7-edfa-0310-969c-e2dbd0fdcd60
This commit is contained in:
oharboe 2009-07-07 10:33:20 +00:00
parent f21026e2f5
commit 587aa64850
1 changed files with 19 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
TODO
View File

@ -22,6 +22,25 @@ https://lists.berlios.de/pipermail/openocd-development/2009-July/009206.html
- reset run/halt/step for arm926ejs is not robust. Needs lots of testing to - reset run/halt/step for arm926ejs is not robust. Needs lots of testing to
map out problems. map out problems.
- i.MX27 reset run problems. Notice below that even if the target is running,
a EICE_DBG_STATUS_DBGACK(I think...) is detected and OpenOCD wrongly believes that the
target is halted. Polling the target afterwards reveals that the
target is running. Notice the MOE=0xe value.
> reset run
JTAG tap: imx27.bs tap/device found: 0x1b900f0f (mfg: 0x787, part: 0xb900, ver: 0x1)
JTAG Tap/device matched
JTAG tap: imx27.cpu tap/device found: 0x07926121 (mfg: 0x090, part: 0x7926, ver: 0x0)
JTAG Tap/device matched
WARNING: unknown debug reason: 0xe
target state: halted
target halted in ARM state due to debug-request, current mode: User
cpsr: 0x00000000 pc: 0xffffffe8
MMU: disabled, D-Cache: disabled, I-Cache: disabled
@section thelisttcl TCL @section thelisttcl TCL
This section provides possible things to improve with OpenOCD's TCL support. This section provides possible things to improve with OpenOCD's TCL support.