interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

STR912 uses RCLK if available 

git-svn-id: svn://svn.berlios.de/openocd/trunk@967 b42882b7-edfa-0310-969c-e2dbd0fdcd60
This commit is contained in:
oharboe 2008-08-25 13:18:55 +00:00
parent 8044656bf8
commit 52c0037c4f
2 changed files with 14 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/helper/startup.tcl
View File

@ -160,4 +160,14 @@ proc ocd_gdb_restart {target_num} {
# Fix!!! we're resetting all targets here! Really we should reset only # Fix!!! we're resetting all targets here! Really we should reset only
# one target # one target
reset halt reset halt
} }
# If RCLK is not supported, use fallback_speed_khz
proc jtag_rclk {fallback_speed_khz} {
if {[catch {jtag_khz 0}]!=0} {
jtag_khz $fallback_speed_khz
}
}
add_help_text jtag_rclk "fallback_speed_khz - set JTAG speed to RCLK or use fallback speed"

6
src/target/target/str912.cfg
View File

@ -2,14 +2,14 @@
# jtag speed. We need to stick to 16kHz until we've finished reset. # jtag speed. We need to stick to 16kHz until we've finished reset.
jtag_khz 16 jtag_rclk 16
proc target_0_pre_reset {} { proc target_0_pre_reset {} {
jtag_khz 16 jtag_rclk 16
} }
proc target_0_post_reset {} { proc target_0_post_reset {} {
# We can increase speed now that we know the target is halted. # We can increase speed now that we know the target is halted.
jtag_khz 3000 jtag_rclk 3000
# -- Enable 96K RAM # -- Enable 96K RAM
# PFQBC enabled / DTCM & AHB wait-states disabled # PFQBC enabled / DTCM & AHB wait-states disabled