interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix more style issues with previous commit

This commit is contained in:
Ryan Macdonald 2018-04-11 14:41:00 -07:00
parent 4191505b76
commit 50cd4203a5
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/target/riscv/riscv-013.c
View File

@ -2921,7 +2921,7 @@ static int riscv013_test_sba_config_reg(struct target *target,
if (test_passed) if (test_passed)
LOG_INFO("System Bus Access Test 1: Simple write/read test PASSED."); LOG_INFO("System Bus Access Test 1: Simple write/read test PASSED.");
/* Test 2: Address autoincrement test */ /* Test 2: Address autoincrement test */
target_addr_t curr_addr; target_addr_t curr_addr;
target_addr_t prev_addr; target_addr_t prev_addr;
test_passed = true; test_passed = true;
@ -3099,7 +3099,7 @@ void write_memory_sba_simple(struct target *target, target_addr_t addr,
/* Write SBDATA registers starting with highest address, since write to /* Write SBDATA registers starting with highest address, since write to
* SBDATA0 triggers write */ * SBDATA0 triggers write */
for (int i = write_size-1; i >= 0; i--) for (int i = write_size-1; i >= 0; i--)
dmi_write(target, DMI_SBDATA0+i, write_data[i]); dmi_write(target, DMI_SBDATA0+i, write_data[i]);
} }