interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed small mistakes in at91sam3 info command 

Signed-off-by: Spencer Oliver <ntfreak@users.sourceforge.net>
This commit is contained in:
Thomas Schmid 2011-01-25 08:15:30 -08:00 committed by Spencer Oliver
parent 9629adcbde
commit 4df93cb95f
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/flash/nor/at91sam3.c
View File

@ -1464,7 +1464,7 @@ sam3_explain_ckgr_mor(struct sam3_chip *pChip)
v = sam3_reg_fieldname(pChip, "MOSCXTBY", pChip->cfg.CKGR_MOR, 1, 1); v = sam3_reg_fieldname(pChip, "MOSCXTBY", pChip->cfg.CKGR_MOR, 1, 1);
LOG_USER("(main osc bypass: %s)", LOG_USER("(main osc bypass: %s)",
_yes_or_no(v)); _yes_or_no(v));
rcen = sam3_reg_fieldname(pChip, "MOSCRCEN", pChip->cfg.CKGR_MOR, 2, 1); rcen = sam3_reg_fieldname(pChip, "MOSCRCEN", pChip->cfg.CKGR_MOR, 3, 1);
LOG_USER("(onchip RC-OSC enabled: %s)", LOG_USER("(onchip RC-OSC enabled: %s)",
_yes_or_no(rcen)); _yes_or_no(rcen));
v = sam3_reg_fieldname(pChip, "MOSCRCF", pChip->cfg.CKGR_MOR, 4, 3); v = sam3_reg_fieldname(pChip, "MOSCRCF", pChip->cfg.CKGR_MOR, 4, 3);
@ -1476,6 +1476,7 @@ sam3_explain_ckgr_mor(struct sam3_chip *pChip)
switch (v) { switch (v) {
default: default:
pChip->cfg.rc_freq = 0; pChip->cfg.rc_freq = 0;
break;
case 0: case 0:
pChip->cfg.rc_freq = 4 * 1000 * 1000; pChip->cfg.rc_freq = 4 * 1000 * 1000;
break; break;
@ -1628,6 +1629,7 @@ sam3_explain_mckr(struct sam3_chip *pChip)
case 0: case 0:
pdiv = 1; pdiv = 1;
cp = "selected clock"; cp = "selected clock";
break;
case 1: case 1:
pdiv = 2; pdiv = 2;
cp = "clock/2"; cp = "clock/2";